

Fig. 1
PRIOR ART




Fig. 3




Fig. 4




Fig. 5




Fig. 6





Fig. 7

n^{th} ROW SOURCE FOLLOWER CURRENT : I_d



RS_i : ON


SL_i : OFF

SL_n : ON A ROW SELECT

TRANSISTOR TURNED ON

Fig. 8

i^{th} ROW SOURCE FOLLOWER CURRENT : I_d






Fig. 10

i^{th} ROW SOURCE FOLLOWER CURRENT : I_d




Fig. 11

PRIOR ART




Fig. 12
PRIOR ART





Fig. 13
PRIOR ART



RS_i : ON
 SL_i : OFF
 SL_n : OFF

ALL ROW SELECT
TRANSISTORS TURNED OFF

Fig. 14
PRIOR ART

i^{th} ROW SOURCE FOLLOWER CURRENT : I_d




Fig. 15




Fig. 16




Fig. 17




Fig. 18




Fig. 20




Fig. 21

